This is a scheme for test generation where signature analysis is used in concurrence with a scan path. The target of this method is the fine design of integrated modular, bus-oriented and microprocessor systems. Here we use an LFSR together with some gates. In one method the storage elements are configured as a scan path connected as a serial shift register. Test vectors are applied now to the input and we shift responses outwards at the scan path output.
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment